I. INTRODUCTION

A. Background
With long-distance ac power transmission and load growth, active control of reactive power (var) is indispensable to stabilize the power systems and to maintain the supply voltage. Static Var Generators (SVGs) using voltage-source inverters have been widely accepted as the next generation reactive power controllers of power systems to replace the conventional var compensators, such as Thyristor Switched Capacitors (TSCs) and Thyristor Controlled Reactors (TCRs) Fig. 1 shows a typical 48-pulse inverter for static var generation applications. The 48-pulse inverter consists of eight 6-pulse inverters connected together through eight zigzag-connection or WyeDelta and Delta/Delta connection transformers, in order to reduce harmonic distortion using the harmonic neutralization (cancellation) technique [ 1, 21. These transformers, which are also called harmonic neutralizing magnetics, (1) are the most expensive equipment in the system, (2) produce about 50% of the total losses of the system, (3) occupy up to 40% of the total system's real estate, which is an excessively large area, (4) cause difficulties in control due to DC magnetizing and surge overvoltage problems resulting from saturation of the transformers in transient states.
To solve these problems, a diode-clamped multilevel inverter and a flying-capacitor multilevel inverter have been proposed for SVG applications [6, 7, 9 , 121. These multilevel inverters can eliminate the transformers required in an SVG using conventional 6-pulse inverters; however, they encounter new problems.
B. Multilevel Inverters and Their Problems
In recent years, a relatively new type of inverters, multilevel voltage source inverters, has attracted many researchers' attention. Multilevel inverters can reach high voltage and reduce harmonics by their own structures without transformers, a benefit that many contributors have been trying to appropriate for high-voltage, high-power applications. Fig. 2 shows the structure of a 5-level diode-clamped inverter. This inverter can reach high performance without transformers. It does, however, require additional clamping diodes. For this 5-level inverter, obviously, 01, 02, and 0 3 need to block IV,, 2Vk. and 3V,, respectively, assuming each dc capacitor has the same dc voltage, V,. When diodes are selected to have the same voltage rating as the main switching devices, 0 2 and 0 3 comprise two diodes in series and three diodes in series, respectively, to withstand the voltage. Therefore, the number of the additional clamping diodes is equal to (M-l)*(M-2)*3 for an M-level inverter. For example, if M=5 1 (for direct connection to 69 kV power lines) then the number of the clamping diodes will be 7350. These clamping diodes not only raise costs but also cause packaging problems and exhibit parasitic inductances; thus, the number of levels for a multilevel diode-clamped inverter may be limited to seven or nine in practical use [7, 121. A relatively new structure, the multilevel flying-capacitor inverter [9] , is supposed to be able to solve the voltage unbalance problem [7, 131 and excessive diode count in multilevel diode clamped inverters. Fig. 3 shows the configuration of a 5-level flying-capacitor inverter. In this inverter, however, a large number of flying capacitors are needed. The required number of flying capacitors for an M-level inverter, provided that the voltage rating of each capacitor used is the same as the main power switches, is determined by the formula, (M-l)*(M-2)*3/2+(M-l).
With the assumption of the same capacitor voltage rating, an Mlevel diode clamped inverter only requires (M-1) capacitors. Therefore, the flying capacitor inverter requires large capacitance compared with the conventional inverter [9] . In addition, control is very complicated, and higher switching frequency is required to balance each capacitor voltage[ 131.
A new multilevel inverter is proposed to solve all these problems of the conventional multipulse and multilevel inverters.
The new multilevel inverter eliminates the excessively large number of (1) Figs. 5 and 6 show three-phase structures of the proposed cascade inverter (level number M=9). Fig. 5 is used as an example to explain its operating principle. Fig. 7 shows waveforms generated by the 9-level cascade inverter shown in Since the phase current, iCa , is leading or lagging the phase voltage vCan by 90 degrees, the average charge to each dc capacitor is equd to zero over every half line cycle. From angles, e, , are equal to zero. As mentioned in Section II.A, the average charge on each dc capacitor will be zero if each FBI unit's output voltage, vC,, lags or leads the line current, i,-, by exactly 90 degrees as shown in Fig. 7 , which means that no real power flows into the dc capacitor; however, with no power delivered to the dc capacitors, the dc capacitor voltage cannot be maintained due to switching device loss and capacitor loss. Therefore, the inverter should be controlled so that some real power is delivered to the dc capacitors. In principle, each dc capacitor voltage can be controlled to be exactly the dc command voltage, Vk*. The control block diagram shown in Fig. 8 includes two control loops. The outer loop controls the total power flow to all the FBI units, whereas the inner loop offsets power flow into each individual unit. The control principle can be explained with the aid of Fig. 9 . In Fig. 9 , vs is the source voltage, ic is the current flowing into the inverter, and vc is the inverter output voltage. If vc is controlled so that it lags vs by %, then the total real power, PI, flowing into the inverter is where Xk is the impedance of interface inductor. Since inverter devices are not ideal and have different tolerance errors, each dc capacitor voltage may not be exactly balanced with the outer loop only. If the ith FBI unit's output voltage, vQ, is as shown with the light wider line in Fig. 9 , then the average charge into the dc capacitor over each half cycle, the area shown by the lighter shadow, will be almost zero. However, if vci, is shifted ahead by Aaci as shown by the darker line waveform in the figure, then the charge shown by the darker area can be expressed as Qi = IaZcosOd6 = 2~~c o s 6 , s i n A a c i 9 (3) which is proportional to Aaa when Aaa is small. Therefore, each FBI unit's dc voltage can be controlled by slightly shifting the switching pattern. The magnitude of this shift is usually much smaller than ac. For high voltage high power applications. the total ,power loss of the inverter is typically less than 1%. thus A a c i a ac<O.Of rad. 
III. REQUIRED CAPACITANCE OF DC CAPACITORS
The above description has shown that the proposed cascade inverter has the simplest structure and least components, compared with the conventional multipulse inverter, the diode-clamped multilevel inverter, and the flying capacitor multilevel inverter. However, the new inverter's capacitor requirements are higher than the conventional multipulse inverter and the diode-clamped multilevel inverter. Here, the required capacitance of the cascade inverter will be formulated and compared with that of the conventional multipulse inverter.
A. For the Conventional Multipulse Inverters
It is generally required that an SVG has the capability to generate 100% negative-sequence var for unbalanced loads or in case of phase fault. Therefore, the required capacitance, Ck, of dc capacitors used in the conventional inverter shown in Fig. 1 should accommodate this generation of 100% negative-sequence var and can be expressed as where VDC,, and VDCmln represent the maximum and minimum values of dc voltage, respectively, Qvar is the var rating, Tis the line period, and o is the line frequency. VDc is the average dc voltage, VDF( VDC-+ vDCm,n)/2-E is the regulation factor of dc voltage, E = ( VDc--vDc,,,) 
/(2vDc).
Therefore, given an allowable regulation factor E, average dc voltage VDc, and var rating Qva,, one can obtain the required capacitance, C,, from (5).
B. For the Cascade Inverters
For the proposed cascade inverter, since each phase has its own separate dc capacitors, calculation of the required capacitance of each FBI unit's dc capacitor is straightforward and automatically covers both positive-sequence and negative-sequence reactive power. The required capacitance, C,, can be formulated from Fig. 7 as
where I is the current rating of the inverter (I=Isvc for the Wye structure, and I=ISvJfi for the Delta structure, is the current rating of the SVG), and 8, is the switching timing angle of FBI unit i as shown in Fig. 7 . Therefore, the total required capacitance for a three phase M-level inverter, C, is 
,=I As mentioned before, 8, is calculated for each MI value. To generate +evUr reactive power, MI would change between MI,,,,, and MI-, where the SVG produces +evar at MI=MI-and produces -ev,, for MI=MI,,,,,. For MI=MI-, 8, becomes minimum, and for MI=MI,,,,,, 8, becomes maximum. Therefore, we can use 8, 1, MI=Ml,, in (6) to calculate the required capacitance so that the dc voltage ripple will not be larger than the given regulation factor, E , for all loads. ...
C. Comparison of the Required Capacitance
Now, a comparison will be made between two example systems. An experimental prototype of Fig. 8 has been built to demonstrate the validity of the new inverter. This SVG system uses 5 FBI units per phase to form an 11-level Wyeconnected cascade inverter. The system parameters are shown in Tables I and I1 and (6) and (7), we get C,=2.1 mF, C~1 . 8 9 mF, C3=1.56 mF, C4=1.18 mF, c5=0.79 mF, and the total capacitance C=22.56 mF. For a comparable conventional multipulse inverter, the required capacitance is, C e 1 6 . 6 mF, according to (5). Therefore, the required capacitance of the 11-level cascade inverter is 1.36 times of that of the conventional multipulse inverter.
Using the parameters of
Actually, when the number of levels is increased for highvoltage applications, the required capacitance of the cascade inverter will approach that of the conventional multipulse inverter, that is, the ratio C/Ck will approach one as a limit.
For example, consider an SVG system using the Delta structure of a 21-level (10 FBI units per phase) cascade inverter connected directly to a 13 kV power system. The SVG capacity is k 50 Mvar. ]. For this SVG system, the total required capacitance of dc capacitors can be calculated as C=370 mF. The required capacitance for a comparable conventional multipulse inverter will be C e 3 3 2 mF. Therefore, the ratio, C/Ck, is 1.11, which is approaching 1.0 as stated. 
Iv. SIMULATION AND EXPERIMENTAL RESULTS
To demonstrate the validity of the new inverter, an SVG prototype using an 1 1-level Wye-connected cascade inverter was built. Fig. 8 , Table I, and Table I1 show the system configuration and the corresponding parameters. For the dc voltage control loops, only C, and C,-' s voltages of phase 'a' are detected and controlled directly. The control of Cz, Cj, and C4's voltage uses interpolating values of Aacr and Aac5.
Figs. 10 -12 show experimental results when the SVG generates +1 kvar. Fig. 13 shows experimental results at zero var output. Figs. 14 and 15 show the case of -1 kvar output. In the experimental system of Fig. 8 As is well-known, to regulate the output voltage one can simultaneously and independently control either the modulation index or the dc voltage. Fig. 13 shows the experimental waveforms that generate zero reactive power or zero current with the same modulation index as in Figs. 10, 11, and 12, but with a different dc voltage. In this case the dc voltage of each dc capacitor was controlled to be 34V, that is, Vk*=34 V. Lowering the dc voltage can reduce the inverter losses. However, a step change of the dc voltage is impossible. Therefore, the MI regulation is usually used to get a desired step change of the output voltage, whereas the dc voltage control is suitable for slow response to improve the inverter efficiency.
In Figs. 14 and 15, MI was 0.615, and V, ' was 40 V. The inverter generates -1kvar of reactive power, that is, the current, Zcu, lags the voltage, Vsu, by 90 degrees.
The above experimental results show that voltages of all the dc capacitors are well balanced even with only two sensed voltages, although each dc voltage can be independently controlled by detecting all the dc voltages. The results also show that a pure sinusoidal current can be obtained with only a total 23% (0.23 pu) impedance on the ac side.
From the structures of the multilevel cascade inverter, Figs. 4,5, and 6, we can see that each phase can be controlled independently. Therefore, each phase of the inverter behaves just like an actively controlled inductance or capacitance as long as its voltage and current have a 90 degree phase difference. This feature makes it possible for the Delta structure of Fig. 6 to furnish both positive-and negativesequence reactive power [14, 151, thus behaving like a controlled ideal source of reactive power. Negative-sequence reactive power is necessary for phase balancing and powerfactor correction of unbalanced (unsymmetrical) loads. Fig. 16 shows simulation results of an SVG, in which a 21-level Delta structure cascade inverter is used to connect directly to a 13 kV power line. The corresponding parameters have been mentioned in Section 1II.C. The capacitances for the ten FBI units' dc capacitors are [C,, C2, -, C,o]=[23.2, 19.6, 18.1, 15.8, 14.0, 11.7, 9.11. 5.91, 4 .01, 1.98]mF, respectively. In Fig. 16(a), V(ca,cb) leads the phase voltage by 90 degrees and is purely sinusoidal, and the source voltage, Vmb, is almost distortionfree even with a small interface inductance (Ls=3.5%, ~5~3 % ) . Fig. 16(b) shows waveforms of dc capacitor voltages of phase ab, where the voltages are maintained at a constant value, 2 kV, within f5% ripples.
V. CONCLUSIONS
A new multilevel voltage-source cascade inverter has been proposed. The new inverter has many features, including the least component count, as well as easy modularity and packaging, which solve the major problems of the conventional multipulse inverter, the diode-clamped multilevel inverter, and the flying capacitor multilevel inverter.
The cascade inverter is specially suitable for FACTS applications including static var generation, power line conditioning, series compensation, phase shift, and voltage balancing, because each dc capacitor voltage can be selfmaintained and independently controlled without additional dc sources. The superiority and validity have been demonstrated through experimental and simulated results. It has also been shown that the required capacitance of dc capacitors is almost the same as that of the conventional inverter for practical SVG applications.
This cascade inverter topology can be easily adapted to other applications such as fuel cell and photovoltaic utility interface systems where the sources are originally isolated dc sources. For these niched applications, it is expected that the cascade inverter will become widespread.
